On or More Shields for Use in a Sputter Reactor

[0001] This application is a division of Serial No. 09/916,412, filed July 26, 2001, now allowed, which claims benefit of U.S. Provisional Application No. 60/221,597, filed on July 28, 2000, both of which are herein incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0002] The invention relates to a method and apparatus for depositing a tantalum-containing layer on a substrate. More particularly, the invention relates to a method and apparatus for sputter depositing tantalum and/or tantalum nitride layers using a self-ionized plasma (SIP).

Description of the Background Art

[0003] Integrated circuits (ICs) typically include metal conductive layers that are used to interconnect various individual devices of the IC. As the density of integrated circuits increases, more and more levels of metallization are employed to provide electrical connection between these devices.

[0004] The metal conductive layers are typically isolated from each other by one or more dielectric material layers. Holes (vias) formed through the dielectric layers provide electrical access between successive conductive interconnection layers.

[0005] For the current subhalf-micron (0.5 μm) generation of semiconductor devices, any microscopic reaction at an interface between interconnection layers can cause degradation of the resulting integrated circuits (e. g., increase the resistivity of the interconnection layers). Barrier layers

prevent degradation of interfaces between conductive and dielectric layers and have consequently become a critical component for improving the reliability of interconnect metallization schemes.

[0006] Refractory metals and their compounds, such as, for example, tantalum (Ta) and tantalum nitride (TaN) have been suggested as diffusion barriers for copper and other metallizations. Tantalum and tantalum-containing materials have low resistivity (resistivity less than about 15 Ω -cm), and show excellent performance in preventing the diffusion of copper into underlying layers as well in preventing the diffusion of fluorine and/or oxygen from low-k dielectric materials into the copper. In particular, tantalum-based barrier layers comprising two separate layers, a layer of tantalum deposited on a tantalum nitride layer, have been found particularly advantageous. The combination of these two layers provides excellent adhesion for copper as well as good barrier properties.

[0007] Physical vapor deposition (PVD) processes typically use a DC magnetron sputtering reactor. Such a sputter reactor includes a target composed of the layer to be sputter deposited along with a magnetron powered by a DC electrical source. The magnetron is scanned across the target thereby sputtering target material onto a substrate disposed inside the reactor.

[0008] However, conventional DC magnetron sputtering processes sputter atoms across a wide angular distribution that typically has a cosine dependence about the target. Such a wide distribution is disadvantageous for filling a high aspect ratio structure. This is because the off-angle sputtered particles preferentially deposits the barrier material around the upper corners of the high aspect ratio structure forming overhangs. Large overhangs on the high aspect ratio structures restrict the deposition of barrier material therein and at a minimum cause inadequate coverage along the sidewalls and bottom surfaces thereof.

[0009] One approach to ameliorate the overhang problem uses long-throw sputtering in a conventional reactor. In long-throw sputtering, the target is spaced relatively far from the substrate to be sputter coated. For example, the target-to-wafer spacing in long throw sputtering is typically greater than at least 50% of the wafer diameter. As such, the off-angle portion of the sputtering

distribution is preferentially directed toward the chamber walls, while the central-angle portion remains directed toward the wafer. This truncated angular distribution for the sputtered material causes a higher fraction of the sputter particles to be directed into the high aspect ratio structure, thereby reducing the extent of overhangs thereon. However, the step-coverage of barrier layers formed using this sputter deposition technique may be discontinuous, particularly for high aspect ratio features.

[0010] Another PVD technique for depositing barrier layers in high aspect ratio features uses a high-density plasma (HDP) sputtering process. A highdensity plasma sputtering process refers to a sputtering process having an average plasma density across the plasma of at least 10¹¹ cm⁻³. In HDP sputtering processes, a separate plasma source region is formed away from the substrate, for example, by inductively coupling RF power into an electrical coil wrapped around a plasma source region between the target and the substrate. The higher power ionizes not only the argon working gas, but also significantly increases the ionization fraction of the sputtered atoms. The substrate either self-charges to a negative potential or is RF biased to control its DC potential. The sputtered atoms are accelerated across the plasma sheath as they approach the negatively biased substrate. As a result, their angular distribution becomes strongly peaked in the forward direction so that they are drawn deeply into the high aspect ratio feature. Overhangs become much less of a problem in HDP sputtering, and bottom surface coverage as well as bottom sidewall coverage are relatively uniform in the center of the substrate.

[0011] However, HDP-deposited barrier layers typically have poor step coverage high up the sidewalls of high aspect ratio features. This is particularly true for high aspect structures located at the edges of the substrate. Furthermore, the sidewall coverage is typically asymmetric, with the side facing the center of the target being more heavily coated than the more shielded side facing a larger solid angle outside the target. This poor step coverage often results in voids and defects in the barrier layer, which then result in device failure.

[0012] Additionally, for some HDP sputtering processes a pressure of at least 30 milliTorr may be required. Such higher pressures for the high-density

plasma produces a large number of inert gas ions, which may be accelerated across the plasma sheath toward the surface being sputter deposited. The high-energy inert gas ions may cause a number of problems such as the inadvertent embedding of inert gas ions in the deposited layer causing the surface morphology thereof to be rough, or even discontinuous, which then may result in device failure.

[0013] Therefore, a need exists for a method and apparatus for depositing a tantalum-containing barrier layer in high aspect ratio features.

SUMMARY OF THE INVENTION

[0014] A method of forming a tantalum-containing layer on a substrate is described. The tantalum-containing layer is formed using a physical vapor deposition technique wherein a magnetic field in conjunction with an electric field function to confine material sputtered from a tantalum-containing target within a reaction zone of a deposition chamber. The electric field is generated by applying a power of at least 8 kilowatts to the tantalum-containing target. The magnetic field is generated from a magnetron including a first magnetic pole of a first magnetic polarity surrounded by a second magnetic pole of a second magnetic polarity opposite the first magnetic polarity. The first magnetic pole preferably has a magnetic flux at least about 30% greater than a magnetic flux of the second magnetic pole. The deposition chamber may optionally comprise one or more shields positioned along sidewalls of the deposition chamber and adjacent to both the tantalum-containing target and the substrate. At least one of the one or more shields includes perforations through which reactive gases are provided to the deposition chamber.

[0015] The tantalum-containing layer deposition method is compatible with integrated circuit fabrication processes. In one integrated circuit fabrication process, an interconnect structure is formed. For such an embodiment, a preferred process sequence includes providing a substrate having a dielectric material thereon, wherein the dielectric material has one or more vias therein. One or more tantalum-containing barrier layers are deposited in the vias using a physical vapor deposition technique wherein a magnetic field in conjunction with

an electric field function to confine material sputtered from a tantalumcontaining target within a reaction zone of a deposition chamber. After the one or more tantalum-containing barrier layers are deposited in the vias, the interconnect structure is completed by filling the vias with a conductive material.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawing, in which:

[0017] FIG. 1 depicts a schematic representation of an integrated processing system that may be used for the practice of embodiments described herein;

[0018] FIG. 2 depicts a schematic diagram of a sputtering reactor that may be used for the practice of embodiments described herein;

[0019] FIGS. 3a-3b depict magnified views of an upper shield of the sputtering reactor of FIG. 2;

[0020] FIGS. 4a-4b depict a magnetron as well as component magnets that may be used in the sputtering reactor of FIG. 2;

[0021] FIG. 5 depicts a side view of the magnetic field that may be produced using the magnetron described with respect to FIGS. 4a and 4b;

[0022] FIG. 6 depicts an interconnect structure that may be formed using embodiments described herein; and

[0023] FIG. 7 depicts an interconnect structure comprising two tantalum-containing layers that may be formed using embodiments described herein.

DETAILED DESCRIPTION OF THE INVENTION

[0024] FIG. 1 depicts a schematic representation of an integrated processing system 30 (e.g., a cluster tool), suitable for practicing embodiments of the present invention. Examples of integrated processing systems include PRECISION 5000® systems, ENDURA® systems and CENTURA® systems, commercially available from Applied Materials Inc., of Santa Clara, California.

[0025] The integrated processing system 30 typically comprises process chambers 36, 38, 40, 41, load-lock chambers 46, a transfer chamber 50, a microprocessor controller 48, along with other hardware components such as power supplies (not shown) and vacuum pumps (not shown). Details of the integrated processing system are described in commonly assigned U. S. Patent No. 5,186,718, entitled, "Staged-Vacuum Substrate Processing System and Method", issued on February 16, 1993, and is hereby incorporated by reference. The salient features of this system 30 are briefly described below.

[0026] The integrated processing system 30 includes a transfer chamber 50, containing a transfer robot 51. The transfer chamber 50 is coupled to load-lock chambers 46 as well as a cluster of process chambers 36, 38, 40, 41.

[0027] Substrates (not shown) are loaded into the wafer processing system 30 through load-lock chambers 46. Thereafter, transfer robot 51 moves the substrates between one or more of the process chambers 36, 38, 40, 41.

The process chambers 36, 38, 40, 41 are used to perform various integrated circuit fabrication sequences. For example, process chambers 36, 38, 40, 41 may include physical vapor deposition (PVD) chambers, self-ionized plasma physical vapor deposition (SIP PVD) chambers, chemical vapor deposition (CVD) chambers, rapid thermal process (RTP) chambers, and anti-reflective coating (ARC) chambers, among others.

[0029] FIG. 2 is a schematic representation of a PVD sputter reactor 40 that can be used to perform integrated circuit fabrication in accordance with embodiments described herein. Reactor 40 includes a vacuum chamber 52, formed of metal such as stainless steel, and electrically grounded, through a target isolator 54 from a target 56.

[0030] The target 56 is coupled to a backing plate 70 which preferably supports the target 56. The backing plate 70 is typically soldered or diffusion bonded to the target 56. The backing plate 70 may comprise, for example, an alloy of copper and chromium.

[0031] The target 56 has at least a surface portion composed of the material to be deposited. The target 56 for example, may comprise a tantalum-containing material, which may be essentially pure tantalum or a tantalum alloy,

to be sputter deposited on a wafer 58. The alloy element comprising the tantalum alloy is typically present to less than 5 wt %.

[0032] A substrate 58 is supported on a pedestal 62. The pedestal 62 may comprise, for example, an electrostatic chuck (not shown) with a support surface 61, that is used to hold the substrate 58 in place within the chamber 52. The electrostatic chuck is preferably equipped with a means for adjusting and controlling the temperature of the substrate 58 held thereon. The temperature controlling means, may be, for example, a temperature-control fluid, such as, for example, water to cool the substrate 58 or a resistive heating element to warm the substrate 58.

[0033] The target 56 and the pedestal 62 are separated by a distance, often referred to as a throw distance. The throw distance is preferably greater than about 70% of the diameter of the substrate 58. For most PVD chambers the throw distance is in a range of about 140 mm to about 400 mm.

[0034] An upper shield 64 fills the space between the target and the upper edge of an inner shield 66. The upper shield 64 and the inner shield 66 function to prevent plasma from leaking into any significant gaps between these parts and the sidewalls of the chamber 52. The upper shield 64 is preferably isolated from the chamber in order to maintain a floating potential. The upper shield 64 typically protrudes into the process space far enough that it effectively shadows the backing plate 70 from deposition.

The upper shield 64 is positioned preferably between the inner shield 66 and the backing plate 70. The upper shield 64 is illustrated schematically in FIG. 3a. The upper shield 64 may be physically coupled to a cooling member 54 that is cooled by means of for example, a coolant. The cooling member 54 enables dissipation of heat from upper shield 64.

[0036] Geometric configurations of upper shield 64 other than the one depicted in FIG. 3a, are also compatible with embodiments described herein. For example, FIG. 3b illustrates an alternate configuration in which the upper shield 64 is cut away to open a space 99 at the corner of the target 56, such that the area of the plasma is expanded. This alternate configuration is advantageous for increasing plasma density when the upper shield 64 is grounded rather than maintained at a floating potential relative to the chamber.

Upper shield 64 may be grounded to chamber 52 with a grounding clamp 98 (FIG. 3b). Although two geometric configurations of upper shield 64 have been revealed through illustration, it will be readily apparent to one skilled in the art that other modifications of the configuration of upper shield 64, used in either "grounded" or "floating" mode may be used and still lie within the scope of embodiments described herein.

[0037] Referring to FIG. 2, a lower shield 67 extending away from a support 68 along the wall 52 of the chamber to an elevation typically beneath the support surface 61 is also shown. Lower shield 67 comprises one or more perforations 180 therethrough that permit gases such as a sputtering gas (e.g. argon, neon, helium) as well as a reactive gas (e.g. nitrogen) to travel from gas inlet ports 150, 152 into an interior portion 168 of the chamber 52.

[0038] The one or more perforations 180 in lower shield 67 may be of any shape, including circular, elliptical, and rectangular, among others. Preferably, there are a plurality of perforations 180 in order to permit the gases to reach the interior portion 168 of the chamber 52. Lower shield 67 may have a variety of shapes, but it typically has one or more curved portions as shown in FIG. 2.

[0039] An inner shield 66 is generally disposed between a portion of the lower shield 67 and the target 56. In particular, the inner shield 66 is disposed between the perforations 180 in the lower shield 67 and the target 56 so that no line of sight pathway exists between the one or more perforations 180 and the target 56. The inner shield 66 is also positioned between the one or more perforations 180 and the substrate 58. By utilizing an inner shield 66 with such a geometric construction, it is possible to prevent the plasma from leaking through the one or more perforations 180 in the inner shield 66, thereby protecting the chamber 52 surfaces outside the interior portion 168 thereof from unwanted material deposition such as for example, tantalum-containing material.

[0040] The inner shield 66 may also have varying shapes and dimensions, but typically the inner shield comprises one or more curved portions as shown, for example, in FIG. 2. Inner shield 66 and lower shield 67 are typically symmetrical within the chamber 52 about a chamber axis 140.

[0041] The shields 64, 66 and 67 are typically formed of stainless steel and are electrically conductive. The sides of shields 64, 66 and 67 that are facing the interior 168 of the chamber 52 may be bead blasted or otherwise roughened to promote adhesion of the sputter deposited material thereon, so as to reduce flaking and peeling onto the substrate 58.

[0042] The configuration of the shields 64, 66, 67 in chamber 52 prevent the formation of undesirable tantalum compounds, such as tantalum nitride on the target 56, or so-called "poisoning" of the target. Target poisoning results in increased resistance of the target, a decrease in ionization current, and a reduced deposition rate.

[0043] A magnetron 130 is positioned above the target 56, as shown in FIG. 2. The magnetron 130 has opposed magnets 132, 134 connected and supported by a magnetic yoke 136. The magnets 132,134 create a magnetic field adjacent the target 56 within the chamber 52. The magnetic field forms a high-density plasma region 138 within the chamber 52. The magnetron 130 may be rotated about a chamber axis 140 by a motor-driven shaft 142 to achieve full coverage for the target 56. The magnetron, when rotated, typically covers about 10% to about 50% of the target area at any given time. Alternatively, the magnetron is rotated about an axis other than the chamber axis 140.

[0044] To achieve a high-density plasma 138 of sufficient ionization density to allow sputtering of the target material, the power density delivered to the area adjacent the target 56 should have a relatively small area. Referring to FIG. 4a, the magnetron 130 may have, for example, a racetrack shape. Other magnetron shapes, however, are equally acceptable, including shapes such as an oval, a triangle, an eggshape, a circle, and a teardrop, among others.

[0045] The magnetron 130 preferably has an inner pole 362 and an outer pole 368. The inner pole 362 and the outer pole 368 typically have different sizes and shapes. As shown in FIG. 4b, two sets of magnets 390, 392 are disposed in the poles 362, 368 to produce the two magnetic polarities. The magnets 390, 392 may be of different magnetic strength. Furthermore, to decrease the electron loss, the inner pole 362 represented by the inner

magnets 390 should have no significant apertures and be surrounded by a continuous outer pole 368 represented by the outer magnets 392.

Referring to FIG. 5, the magnetic flux produced by the inner pole 362 should be smaller than the magnetic flux produced by the outer pole 368. The magnetic flux of the outer pole 368 is preferably at least about 1.3 times greater than the magnetic flux of the inner pole 362. As such, the magnetic field is very strong in a reactor processing area 494 adjacent to and between the poles 362, 368. Also, the magnetic field extends into the processing area 494, reducing electron loss to the grounded inner shield 66 and lower shield 67. This increases the ionization density of the plasma while simultaneously increasing the number of electrons arriving on the surface of the substrate 58. Furthermore, if electrons are lost from the magnetic field on one side of the inner pole, they are likely to be captured on the other side, thereby increasing the plasma density near the edges of the processing area 494 for a given power level.

[0047] Referring again to FIG. 2, a selectable DC power supply 110, is coupled to the target 56 and the inner shield 66 so that a DC bias may be applied to the inert sputtering gas in order to ignite and sustain a plasma. When power is applied to the target 56, a plasma comprising ions, electrons and neutral atoms is formed from the inert sputtering gas. The target 56 acts as a negatively biased cathode and shield 67 acts as a grounded anode.

The electric field accelerates the inert sputtering gas ions toward the target 56 for sputtering target particles from the target 56. The sputtered target particles may also become ionized in the plasma. Such a configuration enables deposition of sputtered and ionized target particles from the target 56 onto the substrate 58 forming a layer of sputter deposited material. The shields 66, 67 confine the sputtered particles and plasma gas within the interior 168 of the chamber 52 and prevent undesirable deposition of target material beneath the pedestal 62 or behind the target 56.

[0049] A controllable bias power supply 112, preferably an RF power supply, may also be coupled to the pedestal 62 for biasing the substrate 58, in order to control the deposition of the sputter deposited layer on the substrate

58. The bias power supply 112 is typically an AC source, having a frequency of, for example, about 13.56 kHz, or between about 400 kHz to about 500 MHz.

[0050] A first gas source 114 supplies a sputtering gas, typically a chemically inert noble gas such as, argon (Ar), to the chamber 53 through a mass flow controller 116 and gas inlet port 150. Other inert gases such as helium (He), neon (Ne), xenon (Xe), and combinations thereof, among others, may also be used as the sputtering gas. A second gas source 115 supplies a reactive gas, such as, for example, nitrogen, through a mass flow controller 117 and gas inlet port 152.

[0051] The location of the gas inlet ports 150, 152 may be, as illustrated in FIG. 2, near the bottom of the chamber 52. The ports 150, 152 are positioned such that the gases travel through the one or more perforations 180 in the lower shield 67 and around the inner shield 66 to the interior 168 of the chamber 52. A vacuum pump system 120 connected to the chamber 52 through port 122 maintains the chamber at a desired pressure. Although the base pressure can be held to about 10⁻⁷ Torr or even lower, the pressure within the chamber 52 is typically maintained below about 10 milliTorr.

[0052] A computer-based microprocessor controller 124 controls the reactor including the DC target power supply 110, the bias power supply 112 and the mass flow controllers 116, 117. The microprocessor controller 124 may be one of any form of general purpose computer processor (CPU) that can be used in an industrial setting for controlling various chambers and subprocessors. The computer may use any suitable memory, such as random access memory, read only memory, floppy disk drive, hard disk, or any other form of digital storage, local or remote. Various support circuits may be coupled to the CPU for supporting the processor in a conventional manner. Software routines as required may be stored in the memory or executed by a second CPU that is remotely located.

[0053] The software routines are executed after the substrate is positioned on the pedestal. The software routine, when executed, transforms the general purpose computer into a specific process computer that controls the chamber operation so that a chamber process is performed. Alternatively, the process of the present invention may be performed in hardware, as an

application specific integrated circuit or other type of hardware implementation, or a combination of software or hardware.

Deposition of Tantalum-Containing Layers

[0054] A tantalum-containing layer is formed using a self-ionized plasma physical vapor deposition (PVD) process wherein a magnetic field in conjunction with an electric field function to confine material sputtered from a tantalum-containing target within a reaction zone of a deposition chamber. The magnetic field is generated from a magnetron including a first magnetic pole of a first magnetic polarity surrounded by a second magnetic pole of a second magnetic polarity opposite the first magnetic polarity. The first magnetic pole preferably has a magnetic flux at least about 30% greater than a magnetic flux of the second magnetic pole.

In general, the following deposition process parameters can be used to conformably form the tantalum-containing layer using a PVD chamber such as the one depicted in FIG. 2. The process parameters range from a wafer temperature of about -40 °C to about 100 °C, a chamber pressure of greater than about 1.0 mtorr, a sputtering gas flow rate of about 5 sccm to about 200 sccm, a DC target power of greater than about 8 kilowatts, a target bias of about -400 volts to about -600 volts, and a substrate bias power of up to about 1000 watts. The above PVD process parameters provide a deposition rate for the one or more barrier layers in a range of about 100 Å/min to about 600 Å/min.

[0056] Nitrogen (N_2) gas may be provided to the PVD deposition chamber when a tantalum nitride (TaN_x) based barrier layer is to be formed. When TaN_x is formed nitrogen (N_2) gas with a flow rate in a range of about 5 sccm to about 200 sccm may be provided to the PVD chamber. The atomic percent of nitrogen in the as-deposited TaN_x layer may be varied up to about 75 atomic % nitrogen.

[0057] The as-deposited tantalum-containing layers have good step coverage for high aspect ratio features without voids and/or discontinuities. In addition, such layers have a tensile stress of about 10⁹ dynes/cm², an order of

magnitude lower than for PVD deposited layers deposited according to standard process conditions. Also, the resistance non-uniformity across the layer is less than about 5 % for a 200 mm substrate.

Formation of Tantalum-Containing Barrier Structures

Tantalum-Containing Barrier Layer Structure

[0058] FIGS. 6a-6c illustrate schematic cross-sectional views of a substrate 500 at different stages of an integrated circuit fabrication sequence incorporating a tantalum-containing layer as a barrier layer. In general, the substrate 500 refers to any workpiece on which layer processing is performed. Depending on the specific stage of processing, the substrate 500 may correspond to a silicon wafer, or other material layers, which have been formed on the substrate. FIG. 6a, for example, illustrates a cross-sectional view of a substrate structure in which the substrate 500 is a silicon wafer having a material layer 502 thereon.

[0059] The material layer 502 may be, for example, a dielectric layer, such as, for example, silicon oxide or other insulating material. Material layer 502 has at least one feature 504 formed therein. The feature 504 may be, for example, a metal interconnect. The feature 504 may comprise, for example, copper. Alternatively, material layer 502 may be, for example, a silicon layer, and the feature 504 may be a doped silicon region.

[0060] A dielectric layer 506 having an opening or via 508 therethrough is formed over the feature 504. The dielectric layer is typically an insulation material, such as, for example, an oxide. While FIG. 6a depicts a rectangular via 508, the via may have any other cross-sectional shape. Additionally, the via 508 may not extend entirely through dielectric layer 506.

[0061] The via 508 preferably has a width of about 0.25 μ m or less. Furthermore, the thickness of the dielectric layer 508 is preferably at least 1.0 μ m. Thus, the aspect ratio of the via, defined as the height of the via divided by its width, is typically about 4:1 or greater.

[0062] The material layer 502 and dielectric layer 506 may be silicon oxide formed by plasma-enhanced chemical vapor deposition (PECVD). However, either or both material layer 502 and dielectric layer 506 may comprise other dielectric materials, such as organosilicate materials and fluorinated silicate materials.

[0063] As shown in FIG. 6b, a tantalum-containing layer 510 is conformally deposited along the bottom 508b and sidewalls 508s of the via 508. The tantalum-containing layer 510 serves as a barrier layer and performs several functions. It acts as an adhesion layer between the dielectric layer 506 and conductive layers subsequently deposited thereon. The tantalum-containing layer 510 also functions as a barrier against the diffusion of conductive material into layer 506, as well as the diffusion of species within dielectric layer 506 into the conductive material.

[0064] Tantalum-containing layer 510 is formed on substrate 500 according to the process conditions described above. The thickness of the tantalum-containing layer 510 is variable depending on the specific stage of processing. Typically, the tantalum-containing layer 510 has a thickness of about 50 Å to about 200 Å.

[0065] After the tantalum-containing layer 510 is formed in the via 508, the interconnect structure is completed by filling the via 508 with a conductive layer 512, as shown in FIG. 6c. The conductive layer 512 may be, for example, aluminum, copper, or tungsten, among others.

[0066] The conductive layer 512 may be deposited on the tantalum-containing layer 510 by any of various deposition means known to the art. For example, conductive layer 512 may be deposited, for example, by chemical vapor deposition, physical vapor deposition, electroless plating, or electrochemical plating. Conductive layer 512 may optionally be sequentially deposited using combinations of these methods.

2. Integrated Tantalum-Containing Barrier Layer Structure

[0067] FIGS. 7a-7d illustrate schematic cross-sectional views of a substrate 600 at different stages of an integrated circuit fabrication sequence

incorporating an integrated tantalum-containing barrier layer as a barrier layer structure. In general, substrate 600 refers to any workpiece upon which film processing is performed. Depending upon the specific stage of processing, the substrate 600 may correspond to a silicon wafer, or other material layers, which have been formed on the substrate. FIG. 7a, for example, illustrates a cross-sectional view of a substrate structure in which the substrate 600 is a silicon wafer having a material layer 602 thereon.

[0068] The material layer 602 may be, for example, a dielectric layer, such as, for example, silicon oxide or other insulating material. Material layer 602 has at least one feature 604 formed therein. The feature 604 may be, for example, a metal interconnect. The feature 604 may comprise for example, copper. Alternatively, material layer 602 may be, for example, a silicon layer and the feature 604 may be a doped silicon region.

[0069] A dielectric layer 606 having an opening or via 608 therethrough is formed over the feature 604. The dielectric layer is typically an insulation material, such as, for example, an oxide. While FIG. 7a depicts a rectangular via 608, the via may have any other cross-sectional shape. Additionally, the via 608 may not extend entirely through dielectric layer 606.

[0070] The via 608 preferably has a width of about 0.25 μ m or less. Furthermore, the thickness of the dielectric layer 608 is preferably at least 1.0 μ m. Thus, the aspect ratio of the via, defined as the height of the via divided by its width, is typically about 4:1 or greater.

[0071] The material layer 602 and dielectric layer 606 may be silicon oxide formed by plasma-enhanced chemical vapor deposition (PECVD). However, either or both material layer 602 and dielectric layer 606 may comprise other dielectric materials, such as organosilicate materials and fluorinated silicate materials.

[0072] As shown in FIG. 7b, a first tantalum-containing layer 610 is conformally deposited along the bottom and sidewalls of the via 608. The first tantalum-containing layer 610 serves as a barrier layer and performs several functions. It acts as an adhesion layer between the dielectric layer 606 and layers subsequently deposited thereon. The first tantalum-containing layer 610 also functions as a barrier against the diffusion of material into layer 606, as

well as the diffusion of species within dielectric layer 606 into material layers formed thereon. The first tantalum-containing layer may be for example, a tantalum nitride (TaN_x) layer.

[0073] The first tantalum-containing layer 610 is formed on substrate 600 according to the process conditions described above. The thickness of the first tantalum-containing layer 610 is variable depending on the specific stage of processing. Typically, the first tantalum-containing layer 610 has a thickness of about 50 Å to about 200 Å.

[0074] After the first tantalum containing layer 610 is formed on the substrate 600, a second tantalum-containing layer 611 is deposited thereon, as shown in FIG. 7c. The second tantalum-containing layer 611 is formed on substrate 600 according to the process conditions described above. The thickness of the second tantalum-containing layer 611 is variable depending on the specific stage of processing. Typically, the second tantalum-containing layer 611 has a thickness of about 50 Å to about 300 Å. The thickness ratio of the first tantalum-containing layer 610 to the second tantalum-containing layer 611 should preferably be about 1:1 to about 1:12.

[0075] The combination of the first tantalum-containing layer 610 and the second tantalum-containing layer 611 is advantageous in that the first tantalum layer 610 provides excellent adhesion to dielectric layer 606 and the second tantalum-containing layer 611 provides excellent adhesion to a subsequently deposited conductive material. The combination of first tantalum-containing layer 610 and the second tantalum-containing layer 611 further provides excellent barrier properties, particularly when the first tantalum-containing layer 610 comprises about 30% nitrogen and the second tantalum-containing layer 611 comprises essentially pure tantalum.

[0076] After the second tantalum-containing layer 611 is formed in the via 608, the interconnect structure is completed by filling the via 608 with a conductive layer 612, as shown in FIG. 7d. The conductive layer 612 may be, for example, aluminum, copper, or tungsten, among others.

[0077] The conductive layer 612 may be deposited on the second tantalum-containing layer 611 by any of various deposition means known to the art. For example, conductive layer 612 may be deposited, for example, by

PATENT AM-5308.D1

chemical vapor deposition, physical vapor deposition, electroless plating, or electrochemical plating. Conductive layer 612 may optionally be sequentially deposited using combinations of these methods.

[0078] Although various embodiments which incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.